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Severe power and size restraints on circuitry implanted in the brain present novel
design challenges at both the circuit and system levels.
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ABSTRACT | The ability to monitor the simultaneous electrical
activityof multiple neurons in the brain enables a wide rangeof
scientific and clinical endeavors. Recent efforts to merge
miniature multielectrode neural recording arrays with integrat-
ed electronics have revealed significant circuit design chal-
lenges.Weakneuralsignalsmustbeamplifiedandfilteredusing
low-noise circuits placed close to the electrodes themselves,
but power dissipation must strictly be limited to prevent tissue
damage due to local heating. In modern recording systems with
100 or more electrodes, raw data rates of 15 Mb/s or more are
easily produced. Micropower wireless telemetry circuits cannot
transmit information at such high rates, so data reduction must
be performed in the implanted device.In this paper,we present
integrated circuits and design techniques that address the twin
problems of neural signal amplification and data reduction for
this severely size- and power-limited application.
KEYWORDS| Amplifiers; analog integrated circuits; biomedical
signal processing; low-power circuit design; neural recording;
subthreshold circuit design
I. INTRODUCTION
The development of micromachined multielectrode arrays
in the 1980s and 1990s has revolutionized modern
neuroscience, permitting scientists and clinicians to
monitor the simultaneous activity of many neurons in
localized regions of the brain [1]–[4]. One example of this
technology, shown in Fig. 1 (top), is the Utah Electrode
Array. This 10   10 array of platinum-tipped silicon
electrodes measures 4   4   1.5 mm3 [3]. Dense mul-
tielectrode arrays are now readily available from multiple
commercial sources, but these devices must be connected
to external instrumentation via relatively bulky wire
bundles and transcutaneous connectors.
In an effort to create fully implantable neural recording
devices with wireless power and data transfer, microelec-
tromechanical system (MEMS) electrode arrays are being
combined with integrated complementary metal–oxide–
semiconductor (CMOS) electronics [5]–[8]. The minia-
turization of these highly parallel recording systems
presents several significant circuit design challenges. The
weak neural signals must be amplified and digitized, and
this information must be relayed out of the body using a
wireless telemetry link to avoid any path for infection.
Multichannel neural recording systems potentially pro-
duce large quantities of continuously streaming data that
must be transmitted. Yet the power dissipation of small
implanted devices must be strictly limited to prevent
excessive tissue heating that can kill nearby cells [9], [10].
Fig. 1 (bottom) shows a block diagram of a generic
wireless neural recording device. A bank of amplifiers must
be used to boost the weak signal measured by each
electrode. Differential amplifiers are used to measure the
potential of each signal electrode with respect to a large,
low-impedance reference electrode (such as a short length
of thin platinum wire). In some recording applications,
multiple reference electrodes are used, and a small number
of signal electrodes (or a single signal electrode) are paired
with a nearby high-impedance reference electrode.
In most neural recording applications, each signal
electrode must have its own dedicated low-noise amplifier.
Although it is tempting to imagine using an analog
multiplexertotimeshareasingleamplifierbetweenmultiple
electrodes, the time constants inherent in the amplifier
dynamics are typically much longer than the multiplexer
switching time required to catch brief neural activity across
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canconsumerelativelylargeamountsofpowerandchiparea
in a multichannel neural recording system.
After amplification and some continuous-time filtering
(including antialias filtering, if the signal is to be digi-
tized), the resulting vector of signals must be conditioned
for wireless transmission. This requires the ordering of the
parallel multielectrode signals into a single serial data
stream. In many cases, this conditioning also involves
digitization, as digital transmission can be made relatively
robust through the proper use of source coding and carrier
modulation. Finally, the serial signal is sent to a radio-
frequency (RF) modulator and amplifier for transmission
to a receive antenna located outside the body.
Implantable neural recording devices have great
promise for advancing the understanding of brain function
by allowing scientists to observe and manipulate neural
activity during normal animal behavior [11]. Clinical
applications for this technology include monitoring
and diagnosis of epileptic seizures and prosthetic con-
trol for the severely disabled. Recent work in the field
of neuroprosthetics has demonstrated that rats [12],
monkeys [13]–[15], and paralyzed humans [16], [17] can
learn to control robotic arms or computer cursors by
thoughts if multiple neural signals from motor regions of
the cerebral cortex are used for control.
In this paper, we describe analog and mixed-signal
integrated circuits designed and optimized to amplify neural
signals in a power-efficient manner (Section III) and extract
relevant information from these signals to aid in pretrans-
mission data reduction (Sections IV and V). Since analog
circuits are sensitive to device mismatch and other effects
not fully captured in simulation, all circuits presented here
have been fabricated in commercial silicon CMOS pro-
cesses. To guide the design of these circuits, we begin with a
description of the signals observed in the brain.
II. T H EN A T U R EO FN E U R A LS I G N A L S
Electrically active cells such as neurons produce internal
v o l t a g ec h a n g e so nt h eo r d e ro f1 0 0m Vr e l a t i v et ot h e
extracellular fluid [18]. While brief intracellular record-
ings are possible using individually guided microelec-
trodes, chronic recordings using multielectrode arrays
make use of the smaller extracellular potentials measured
several micrometers from the cell. The contact between
metal electrode tip and extracellular fluid creates an
electrical double layer so the electrode-tissue interface
behaves primarily as a capacitance for small voltages [19],
[20]. The capacitance of the interface depends on
electrode area and surface roughness; values between
150 pF–1.5 nF are common in recording electrodes. A
typical trace from an extracellular neural recording is
shown in Fig. 2. This waveform was recorded from the
motor cortex of an awake cat using a Utah Electrode
Array that was implanted approximately three months
prior [21].
The features present in typical extracellular neural
recordings are visible in Fig. 2. The amplitude of the signal
is on the order of 100  V, and rapid neural action potentials
or Bspikes[ from a nearby neuron are present (at t ¼ 100,
140, and 180 ms). Neural spikes often appear biphasic
in extracellular recordings and usually have durations of
0.3–1.0 ms. Neurons rarely fire more rapidly than 100 spikes
per second (though rapid bursts of several spikes are
possible), with firing rates around 10 Hz somewhat typical
in cerebral cortex. Spikes are Bdigital[ events; neurons
produce spikes of nearly identical amplitude and duration,
and information is encoded in the timing of spikes [18].
Also present are low-frequency (G 200 Hz) oscilla-
tions known as local field potentials (LFPs). Local field
potentials arise from the synchronous activity of many
neurons in one region of the brain. These neurons are too
Fig. 1. (Top) Scanning electron micrograph of silicon-based Utah
Electrode Array [4]. The 100-electrode array measures
4   4   1.5 mm3. (Bottom) Block diagram of wireless neural
recording device.
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potentials to be resolved, but the Bcrowd noise[ of many
neighboring cells creates a large signal that is easily
detected [22]. The LFP is the internal correlate of the
electroencephalograph signal measured on the scalp (after
much attenuation and spatial blurring). The energy of
LFP signals in the primate premotor and motor cortex has
been shown to correlate with specific arm movement
reach parameters such as direction, distance, and speed,
and thus may be useful in neuroprosthetic applications
[23]–[27]. Fig. 3 shows the onset of pronounced beta
waves (10–15 Hz) in cat motor cortex [21]. LFPs are a
robust signal. In some experiments using electrode arrays,
scar tissue forms around microelectrode tips. This scar
tissue tends to attenuate spike signals from nearby
neurons, but LFP signals are less affected [28].
In manyapplications, it isdesirable to separate LFP and
spike signals so they may be analyzed separately. This is
easily accomplished by linear filtering since LFPs occupy
frequencies from approximately 10–200 Hz, while spikes
have energy concentrated in the 300 Hz–5 kHz range.
Fig. 4 shows a neural signal that has been high-pass filtered
at 300 Hz, isolating the spikes [21]. Here, a nearby neuron
producing relatively large spikes fires twice between 35
and 40 ms, while a more distant neuron fires three spikes
between 3 and 12 ms. When multielectrode arrays are
placed in the brain, it is common for some electrodes to
detect spikes from two to four distinct neurons, while
other electrodes may see no resolvable spikes. Fig. 5 shows
Fig. 3. Neural recording from cat motor cortex showing
spontaneous onset of 10–15 Hz beta activity in the LFP at t ¼ 0.
Note that the time scale is much longer than in Fig. 2.
Fig.4. Largeandsmallspikesobservedincatmotorcortex.Aone-pole
high-pass filter at 300 Hz was applied to the signal to remove LFPs.
Fig. 5. Time-aligned spikes recorded from cat auditory cortex
using Utah Electrode Array, integrated amplifier, and wireless
telemetry [1]. Three distinct neurons are visible.
Fig. 2. Neural recording from cat motor cortex using
Utah Electrode Array and integrated CMOS amplifier.
Both spikes and LFPs are visible.
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using a Utah Electrode Array. (These data were gathered
by the wireless system described in [8].) Three distinct
waveform shapes are visible, corresponding to three
nearby neurons with different distances and/or orienta-
tions with respect to the electrode tip.
III. NEURAL SIGNAL AMPLIFICATION
A. Design Requirements
Due to the small amplitude of neural signals recorded
extracellularly and the high impedance of the electrode-
tissue interface, amplification must be performed before
these signals can be digitized or analyzed in any way. An
integrated front-end amplifier for neural signals must:
1) have sufficiently low input-referred noise to
resolve spikes as small as 30  V in amplitude;
2) have sufficient dynamic range to convey spikes or
LFPs as large as  1–2 mV in amplitude;
3) have much higher input impedance than the
electrode-tissue interface and have negligible dc
input current;
4) amplify signals in the frequency bands of interest
(roughly 300 Hz–5 kHz for spikes and 10–200 Hz
for local field potentials);
5) block dc offsets present at the electrode-tissue
interface to prevent saturation of the amplifier; and
6) consume little silicon area and use few or no off-
chip components to minimize size.
In addition to these requirements, the amplifier should
have a high common-mode rejection ratio to minimize
interference from 50/60 Hz power line noise, and a high
power-supply rejection ratio if power supply noise is
significant (e.g., from ac inductive power links). Arrays of
amplifiers should have low crosstalk between channels.
To reduce pickup of 50/60 Hz noise, microphonics,
and other capacitively and inductively coupled interferers,
t h ed i s t a n c eb e t w e e ne l e c t r o d ea n da m p l i f i e rs h o u l db e
minimized. Additionally, tethering forces introduced by
wires cause problems for electrodes inserted into the soft,
pliable brain tissue. Thus, the amplifiers are ideally
attached directly to the electrodes very near the recording
site. This proximity of the electronics to living tissue
imposes strict limits on the amount of power that can be
dissipated by the circuitry; if cells are exposed to elevated
temperatures for extended periods of time, they will die
[9], [10]. Thus, we add another requirement for neural
signal amplifiers: operation at low power levels to
minimize tissue heating.
The precise limits to power dissipation in implanted
devices can be difficult to establish. Most devices are
designed tolimit thechronic heating ofsurrounding tissue to
lessthan1  C. Thus, the sizeand shapeofadevicedetermine
its power limits; smaller devices can dissipate less power
safely. While heat conduction in the body can be simulated
with some accuracy, convection from blood flow cannot be
modeled accurately and thus experimental validation is
required. Preliminary experiments have shown that an
implanted cortical 100-electrode array with integrated
electronics measuring roughly 6   6   2m m 3 can safely
dissipate approximately 10 mW of power [29], [30]. This
power limit poses a challenge for high-channel-count
recording systems since each electrode requires a dedicated
low-noise amplifier.
A rough order-of-magnitude analysis of multichannel
neural recording devices presents a sobering picture for
circuit designers: with modern MEMS arrays providing
approximately 100 electrodes and a power dissipation limit
of 10 mW, each channel must consume less than 100  W,
and this does not even include shared resources on a chip
such as analog-to-digital conversion, power regulation,
control, and telemetry circuits.
B. Circuit Architecture and Design Techniques
Fig. 6 shows the schematic of a neural signal amplifier
that was first described in [32]. The amplifier is based
around an operational transconductance amplifier (OTA)
that produces a current proportional to the differential
voltage applied to its inputs, where Gm is the constant of
proportionality. A capacitive feedback network consisting
of C1 and C2 capacitors sets the midband gain of the
amplifier. (Cin models the input capacitance of the OTA, as
well as any bottom-plate capacitance from C1 and C2.) The
input is capacitively coupled through C1,s oa n yd co f f s e t
from the electrode-tissue interface is removed. C1 should
be made much smaller than the electrode impedance to
minimize signal attenuation.
The R2 elements shown in the feedback loop represent
lossy elements that set the low-frequency amplifier cutoff;
Fig. 6. Schematic of OTA-based neural signal amplifier with
capacitive feedback.
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MOS-bipolar element used in [32] provides an area-
efficient means of creating a small-signal resistance of
91012   for low-frequency operation (i.e., LFPs). The long
time constant associated with this pole can cause the
amplifier to recover slowly from large transients, so the
MFS transistors can act as switches to implement a Bfast
settle[ function.
Fig. 7(a) shows a gain versus frequency plot for the
neural amplifier in Fig. 6. The approximate transfer
function is given by
vout
vinþ   vin 
¼
C1
C2
 
1   sC2=Gm
1
sR2C2 þ 1
  
s CLC1
GmC2 þ 1
  
¼AM
1   s=ð2 fzÞ
2 fL
s þ 1
  
s
2 fH þ 1
   : (1)
The midband gain AM is set by the capacitance ratio C1=C2,
and the gain is flat between the lower and upper cutoff
frequencies fL and fH.T h el o w e rc u t o f ff r e q u e n c yi s
determined by the product of R2 and C2, while the upper
cutoff is determined by the load capacitance CL,t h eO T A
transconductance Gm, and the midband gain. Capacitive
feedthrough introduces a right-half-plane zero at fz.T h i s
zero can be pushed to very high frequencies (higher than
secondary poles due to parasitic capacitances in the OTA)
by setting
C2  
ﬃﬃﬃﬃﬃﬃﬃﬃﬃ
C1CL
p
(2)
so that it has little practical effect on amplifier operation.
T h et h e r m a ln o i s es o u r c e si nt h en e u r a la m p l i f i e ra r e
s h o w ni nF i g .6a sv o l t a g es o u r c e svnia and vnR.T h es o u r c e
vnia models the input-referred voltage noise of the OTA. (If
MOSFETs are used as input devices, then the current noise
is negligible at low frequencies.) The two vnR sources
model the thermal noise (or Johnson noise) contributed by
the resistive R2 elements in the feedback loop. Fig. 7(b)
shows the contributions to the total amplifier output noise
when both vnia and vnR are taken to by white (i.e., ignoring
1=f noise). The OTA contributes noise primarily between
fL and fH. Below a particular frequency, the noise
contribution from vnR will dominate; we denote this fre-
quency fcorner.I fR2 is implemented as a real resistor so that
its noise spectral density is
v2
nRðfÞ¼4kTR2 (3)
and C1   C2, Cin,t h e nfcorner is approximately
fcorner  
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
3CL
2C1
fLfH
r
: (4)
(A similar result is obtained for the MOS-bipolar element
used as R2 in [32].) To minimize the noise contribution
from the R2 elements, we should ensure that fcorner   fH.
For resistive R2 elements, this can be accomplished by
designing the amplifier so that
CL
C1
 
2
3
fH
fL
: (5)
In practical circuits, the 1=f noise from the OTA may
dominate the noise contributed by the R2 elements.
However, if multitransistor, amplifier-based circuits are
used as R2 feedback elements, the increased thermal noise
from these circuits may masquerade as increased 1=f noise
as shown in Fig. 7(b).
Fig. 7. Log–log plot of (a) gain versus frequency for the neural
amplifier shown in Fig. 6 and (b) neural amplifier output noise
versus frequency.
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fcorner   fH)a n dC1   C2, Cin, then the output root mean
square (rms) noise voltage of the neural amplifier in
Fig. 6 is dominated by the noise from the OTA. Thus, the
design of the OTA is crucial to minimize the overall noise
of the neural amplifier. We use a cascoded current-mirror
OTA as shown in Fig. 8, but other topologies such as a
folded cascode amplifier would work as well. The input-
referred thermal noise spectral density of this OTA is
given by
v2
niaðfÞ¼
16kT
3gm1
1 þ 2
gm3
gm1
þ
gm7
gm1
  
(6)
where gm1 is the transconductance of the input devices M1
and M2, gm3 represents the transconductance of the nMOS
current mirror devices M3   M6,a n dgm7 represents the
transconductance of the pMOS current mirror devices M7
and M8. The biasing transistors (MM1 and MM2)a n dt h e
cascode transistors (MC1 and MC2) contribute negligible
noise.
As described in [32], the input-referred noise of this
OTA can be minimized by ensuring that gm1   gm3, gm7.
This is accomplished by sizing the transistors so that M1
andM2 operate in weak inversion where the ratio of device
transconductance to drain current ðgm=IDÞ is maximum
and M3   M8 operate deep in strong inversion where
gm=ID is greatly reduced [33]–[36].
Perhaps the most critical tradeoff in neural amplifier
design is that between power dissipation and input-
referred noise. A dimensionless figure of merit that
captures the essence of this tradeoff clearly is the noise
efficiency factor (NEF), first proposed in [31]
NEF   Vni;rms
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2Itot
    UT   4kT   BW
r
(7)
where Itot is the total amplifier supply current, UT is the
thermal voltage kT=q,B Wi st h ea m p l i f i e rb a n d w i d t h ,a n d
Vni;rms is the amplifier’s input-referred rms voltage noise.
An amplifier with noise contributed only by the thermal
noise of a single ideal bipolar transistor has an NEF ¼ 1; all
physical circuits have NEF 9 1. In [32], we demonstrated
that the NEF of CMOS neural amplifiers is minimized by
selectively operating transistors in weak or strong inver-
sion as described above.
Fig. 8. Schematic of OTA used in the neural amplifier shown in Fig. 6.
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dissipation since supply voltage is not present in the
expression. However, in modern IC amplifiers, supply
voltage only varies by a factor of perhaps five (e.g., 1–5 V),
while supply currentcan vary by many orders ofmagnitude
(e.g., 1 nA–1 A). So NEF is closely correlated with power
consumption. In weak inversion, transconductance is
linearly proportional to bias current [33]–[36], so from
(6) we can see that noise spectral density is inversely
proportional to bias current.
C. Noise vs. Layout Area
The rms input-referred noise of the neural amplifier in
Fig. 6 is given as
v2
ni ¼
C1 þ C2 þ Cin
C1
   216kT
3gm1
1 þ 2
gm3
gm1
þ
gm7
gm1
  
 f: (8)
If the amplifier is designed so that C1   C2, Cin and
gm1   gm3, gm7, the input-referred noise is minimized to
v2
ni  
16kT
3gm1
 f: (9)
The equivalent brick-wall bandwidth ð fÞ of the amplifier
(which has one dominant pole) is given by ð =2ÞfH if
fH   fL [37]
 f ¼ fH  
 
2
¼
1
2 
 
GmC2
CLC1
 
 
2
¼
Gm
4CLAM
: (10)
Therefore, the total rms noise referred to the input of the
a m p l i f i e ri sf o u n dt ob e
Vni;rms  
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
4kT
3CLAM
r
: (11)
From this expression, it is clear that the total amplifier
noise integrated across its bandwidth is only a function of
temperature, load capacitance CL, and closed-loop gain AM.
Temperature will be nearly constant in implanted applica-
tions, and AM must be limited to be significantly less than
the (poorly controlled) open-loop gain of the amplifier if
we want the gain to be well controlled by the ratio of C1 to
C2. Thus, (11) demonstrates a clear tradeoff between input-
referred noise and silicon area, which is often dominated
by capacitors.
Since C2 is usually made as small as possible while
staying above parasitic capacitances, AM is set by sizing C1.
If the area of the amplifier is dominated by capacitors, then
the layout area will be proportional to CL þ 2C1 þ 2C2.W e
can write an expression for amplifier area as
Area ¼
CL þ 2C1 þ 2C2
C0 ¼
CL þ 2ðAM þ 1ÞC2
C0 (12)
where C0 is the capacitance per unit area of linear
capacitors (typically around 1 fF= m2 in modern CMOS
processes). Solving (11) for CL, and substituting into (12),
we derive an expression for amplifier area as a function of
input-referred noise, midband gain, and C2
Area ¼
4
3
kT
V2
ni;rmsAMC0 þ 2ðAM þ 1Þ
C2
C0 : (13)
For varying midband gain, (13) has a minimum at
AMopt ¼
1
Vni;rms
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2
3
 
kT
C2
r
: (14)
Taking C2 ¼ 200 fF as a practical lower limit (to stay
above stray parasitic capacitances) and Vni;rms ¼ 2  Vrms,
an optimum gain of 60 is found. If the input-referred noise
specification is raised to 5  Vrms, the optimum gain to
minimize layout area is 24.
Thankfully, these values of AM fall in a practical range.
A gain of perhaps ten or more is desirable to boost the
signal above the input-referred noise of successive circuits.
A gain of greater than 100 or so is difficult to achieve with
high accuracy unless the open-loop gain of the amplifier is
extremely high and a large C1=C2 ratio is used.
T h ed a t af r o mF i g s .2 – 4w e r eo b t a i n e du s i n ga
commercial RHA1016 integrated neural amplifier (Intan
Technologies, LLC, Salt Lake City, UT) developed using
the techniques described here. This amplifier uses a
fully differential design throughout to improve common-
mode noise rejection, and has an input-referred noise of
2  Vrms [21].
The data from Fig. 5 was obtained using a 100-channel
neural recording system with an integrated analog-to-
digital converter (ADC) and wireless RF telemetry [8].
Fig. 9 shows a photograph of this chip, which measures
4.7 mm   5.9 mm2 after fabrication in a 0.5- m2 - p o l y ,
3-metal CMOS process. Each amplifier fits into a layout
area of 400   400  m2 so that it may be flip-chip bonded
to the back of a Utah Electrode Array for complete
integration. The amplifiers on this chip were designed for
an input-referred noise of 5  Vrms to reduce the required
layout area. Since the layout area of neural amplifiers is
typically dominated by capacitance and C0 for linear capac-
itors does not scale dramatically in deep submicrometer
Harrison: Design of Integrated Circuits to Observe Brain Activity
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area savings.
D. Signal Digitization
To permit the robust transmission of neural data across
a wireless channel, the amplified neural signals must be
converted into a digital representation. Fig. 10 shows a
variety of techniques for performing this digitization. In all
cases, a preamplifier must be used first to boost the
microvolt-level electrode signal and dramatically lower the
driving impedance.
The most straightforward technique for digitizing the
neural signal is to pass the wide-band amplified signal
through an ADC, as shown in Fig. 10(a). If LFP inform-
ation is not needed, it can be eliminated with a high-pass
filter prior to digitization, as shown in Fig. 10(b). Most
commercial neural recording equipment (mounted in
large rack-mount cases and supplied by ac wall power)
operates in one of these modes using sampling rates of
approximately 30 kS/s with resolutions of 12–16 bits
(e.g., [38]). These systems thus produce data rates of
36–48 Mb/s from a 100-electrode array. A reduced sam-
pling rate of 15 kS/s and resolution of 10 bits [as shown in
Fig. 10(a) and (b)] is sufficient for most scientific and
clinical applications, but this still yields a data stream of
15 Mb/s for 100 electrodes.
Transmitting data at these rates over a wireless
transcutaneous link is difficult or impossible to achieve in
small, implanted systems that are severely power con-
strained. RF links are handicapped by the fact that the tissue
absorption of electromagnetic radiation follows an f2 trend.
Thus the FCC-approved Medical Implant Communication
System band was allocated in the relatively low-frequency
band of 402–405 MHz and consists of ten channels each
with only 300 kHz of bandwidth. Infrared light penetrates
bone and tissue with little attenuation, but optical links
require a fair amount of power. Recently, transcutaneous
data transfer at 40 Mb/s was demonstrated, but the power
consumption of the transmitter was 120 mW [39]. Clearly,
implantable high-channel-count neural recording devices
will likely require circuitry for on-chip data compression.
IV. ADAPTIVE NEURAL SPIKE
DETECTION
When one considers the nature of typical neural signals, it
is clear that far too much information is being transmitted
in Fig. 10(a) and (b). For many scientific and neuropros-
thetic applications, the only relevant information is the
presence and timing of action potentials to an accuracy of
approximately 1 ms. Detecting the presence or absence of
a spike every 1 ms produces a 100 kb/s data stream for a
100-electrode system. This data rate could be reduced
even further by the use of an asynchronous protocol that
transmits data only when spikes appear (e.g., [40]). Corti-
cal neurons exhibit firing rates around 10 Hz, and in a
100-channel system, the Baddress[ of each spike can be en-
coded in a 7-bit number representing its electrode of origin.
If we transmit an address only when a spike occurs, our data
rate can be reduced to an average of 7 kb/s. A system
described in [7] sends the address of spikes and uses a 5-bit
ADC to transmit the amplitude of the spike as well.
The remaining problem is how to perform this data
reduction from noisy analog waveform to identified spikes
in a small, low-power device. The amplitude of spikes
recorded extracellularly can vary widely from one
electrode to the next depending on the relative position
Fig. 10. Block diagram showing six different techniques for digitizing
various aspects of a neural signal. Estimated single-electrode data
rates for all six techniques are shown.
Fig. 9. Photograph of 100-channel neural recording integrated
circuit. The chip measures 4.7   5.9 mm2 and includes an ADC,
spike detectors, and a wireless RF telemetry system [8].
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the impulse. Additionally, background noise caused by
distant neural activity, electrode noise, and electronic
noise in the preamplifier can vary with time, temperature,
and electrode position.
A straightforward technique shown in Fig. 10(c) is to
set a spike-detection threshold manually using a digital-to-
analog converter (DAC). This technique has been im-
plemented in a 100-channel wireless neural recording
system that transmits one user-selectable channel using
the technique shown in Fig. 10(b), while spike data from
all 100 channels are transmitted using manual spike
thresholding [8]. The ADC allows the user to observe the
waveform from each electrode in turn and set an
appropriate spike-detection threshold using local DACs.
In the future, it would be advantageous for the im-
planted device to autonomously set spike detection
thresholds for each channel. In pursuit of this goal, we
developed a small mixed-signal circuit to adaptively set
spike detection thresholds above a background noise level.
A. Adaptive Spike Detection Algorithm
Thegoalof ourspike-detection algorithm(firstdescribed
in [41]) is to adaptively set a detection threshold that is low
enough to capture action potentials but high enough to
reject occasional peaks in the background noise. We assume
Gaussian background noise having a mean of zero. (Mea-
sured background noise from actual neural recordings has a
roughly Gaussian distribution, though the tails are slightly
wider [42].) Therefore the noise is entirely described by its
rms value, which is equivalent to its standard deviation  .
If we can measure the rms level   of the background
noise, we can set a threshold to some multiple of   and
rejectall but avanishinglysmall fraction of the background
noise. For example, with a threshold of 5 , the probability
of Gaussian noise triggering the spike detector is
approximately 3   10 7.
To develop a simple method for measuring  ,w e
observe that if a threshold is set at  , the probability of
Gaussian noise exceeding this threshold is 0.159. Fig. 11(a)
shows a noise waveform and a threshold level of 1 . After
comparing the noise with this threshold, we get a digital
waveform having a duty cycle (i.e., the fraction of time the
waveform is high) of 0.159 [see Fig. 11(b)]. The duty cycle
is proportional to the dc level of this digital waveform, and
we can use this signal as feedback to servo a reference
voltage to the 1  level of the waveform.
Fig. 12 shows a block diagram of the proposed adaptive
spike detection algorithm. Comparator A is used in a
feedback loop (with a gain of K) that servos the duty cycle of
its output to 0.159, thus setting V1  to the rms level of the
input waveform. This voltage is then amplified by a constant
N typically having a value of five or greater. The resulting
voltage VN  is used as the threshold level for Comparator B.
Thus, the circuit performs spike detection using a specified
multiple of the background noise rms value.
The presence of spikes in the waveform will lead to
errors in our estimate of the noise rms level since the V1 
feedback loop does not distinguish between spikes and
background noise. However, if the spikes are approxi-
mately ac balanced (as most biphasic spike waveforms are)
and occur relatively infrequently, they should have little
effect on the rms noise estimate. With cortical firing rates
around 10 Hz and action potentials approximately 1 ms in
duration, spikes are present only about 1% of the time.
B. Circuit Design and Implementation
We implemented the adaptive spike detection algo-
rithm in a CMOS integrated circuit with the goal of
Fig. 11. If Gaussian noise (top) is passed through a comparator
having a threshold set to the rms value of the noise (dotted line),
the resulting digital signal (bottom) made up of zeros and ones has
a dc level of 0.159 (dotted line).
Fig. 12. Block diagram of the adaptive spike detection algorithm.
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was completely integrated in a 1.5- m 2-metal 2-poly
CMOS process, using no off-chip components.
A schematic of the adaptive spike detection circuit is
shown in Fig. 13. Comparators A and B are implemented
using standard regenerative latch-and-hold topologies [37].
The duty cycle of Comparator A is calculated using an
OTA to realize a Gm   C low-pass filter. By biasing this
OTA in the subthreshold region, cutoff frequencies below
1 Hz may be achieved [34]. The high-frequency oscilla-
tions of the digital waveform are attenuated leaving only
the dc level, which is proportional to the duty cycle of the
waveform. By taking a Brunning average[ of the duty
cycle using this leaky integrator, the circuit is able to
adapt to time-varying levels of background noise. The
time constant of this filter sets the adaptation time
constant.
An nMOS differential pair is used to compare the
output of the low-pass filter to the reference voltage
Vduty ¼ 0:159VDD, which corresponds to a low-pass filter
output indicating Comparator A is operating at the 1 
threshold level. Current from one leg of the differential
pair is mirrored using a pMOS current mirror and driven
into two resistors in series. These resistors convert the
current into two voltages: V1  ¼ IR and V5  ¼ 5IR.T os a v e
chip area, these resistors were implemented as nMOS
transistors operating in the deep triode (linear) region. By
sizing the transistors appropriately, a drain-to-source
resistance R of approximately 10 k  was obtained.
C. Circuit Testing
We tested the adaptive spike detector using a synthetic
waveform programmed into an arbitrary waveform gener-
ator (Agilent 33120A). The test waveform consisted of
three typical extracellular action potentials embedded in a
background of Gaussian noise and represented the output
from a preamplifier in a neural recording system. The first
10 ms of the test waveform is shown as the input waveform
in Fig. 14. The rest of the waveform consisted only of
noise. The waveform was 80 ms in length and was played
in a loop so the burst of three spikes appeared periodically
at a rate of 12.5 Hz.
We applied this waveform to the input of the adaptive
s p i k ed e t e c t o r .T h ea m p l i t u d eo ft h ew a v e f o r mw a ss e ts o
that the largest spike had an amplitude of 70 mV and the
background noise had an rms value of 5.5 mV. (Assuming
a preamplifier with a gain of 60 dB, this corresponds to a
spike amplitude of 70  V and a noise rms value of 5.5  V
at the electrode.) Fig. 14 shows the input waveform along
with the value of V5  and the output of Comparator B.
The adaptive spike detector successfully sets the thres-
hold to an appropriate level to detect spikes but reject
noise.
The amplitude of the input waveform (largest spike)
was varied from 23 to 116 mV (and the rms noise level
varied from 1.8 to 9.2 mV). The circuit functioned cor-
rectly as the amplitude of the background noise changed by
a factor of five. Fig. 15 shows the response of the circuit to
a waveform containing only noise and no spikes. The
algorithm succeeds in rejecting the noise completely de-
spite occasional peaks in the Gaussian waveform. (In
F i g s .1 4a n d1 5 ,t h e0 – 5Vd i g i t a lo u t p u tv o l t a g ei ss c a l e d
down for clarity.)
The circuit consumed 0.094 mm2 of chip area in a
1.5- m process, and its power consumption was 57  W
when run from a 5 V power supply. The two comparators
Fig. 14. Measured output of adaptive spike detection chip for
input amplitude of 70 mV.
Fig. 13. Schematic of the adaptive spike detection circuit.
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V. LOCAL FIELD POTENTIAL
ENERGY DETECTION
A. LFP Energy Detection Algorithm
As discussed above, local field potential signals also
contain useful information. Since LFPs occur below
200 Hz, they may be digitized using a slow ADC, as shown
in Fig. 10(e). Most analysis of LFP information involves
tracking the energy of LFP signals in a certain narrow
range of frequencies (e.g., 20–40 Hz) [28]. If this analysis
is performed on chip before transmission, a slower ADC
with lower resolution may be used to capture the changes
in energy in particular frequency bands of interest, as
s h o w ni nF i g .1 0 ( f ) .
Fig. 16 presents a diagram of our proposed algorithm
for on-chip LFP energy detection [43]. To measure the
energy in an LFP signal, we first use a bandpass filter to
isolate the frequencies of interest. The filtered signal is
then squared, and the squared signal is passed to a leaky
integrator that effectively calculates a running average of
signal energy within the passband of the system. The time
constant of the leaky integrator determines the
Bpersistence of memory[ in this running average.
B. Circuit Design and Implementation
Wedesigned the LFP energydetectorfor implementation
in a CMOS integrated circuit with the goal of minimizing
power consumption and chip area. All transistors were
operated in the subthreshold region to conserve power and
achieve large time constants with integrated capacitors [34].
A schematic of the bandpass filter is shown in Fig. 17.
The circuit uses five OTAs and seven capacitors to realize a
fourth-order bandpass filter. We use the standard tech-
nique of stagger tuning where two second-order bandpass
filters are cascaded and tuned to slightly different frequen-
cies. The combination of their transfer functions results in
a wider, flatter passband than in either single filter.
Each second-order bandpass filter consists of two OTAs
and three capacitors. The OTAs use diode-connected
transistors for source degeneration to extend their linear
range. The transfer function of each filter is given by
vOUTðsÞ
vinðsÞ
¼ 
AN
 
 
1   s
!0 
  
s
!0 þ 1
Q þ !0
s
(15)
where
!0 ¼2 f0 ¼
Gm
 C
(16)
  ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
NðA þ 1ÞðK þ 1Þ N
p
 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃ
NAK
p
if A;K   1( 1 7 )
Q ¼
 
ðK þ NÞ
: (18)
The output signal vOUT is centered around VREF,ad c
voltage that was set to 1.2 V. We sized the capacitors in our Fig. 16. Block diagram of local field potential energy detector.
Fig. 17. Schematic of stagger-tuned fourth-order bandpass filter
tuned for a one-octave passband of 20–40 Hz. Fig. 15. Output of adaptive spike detection chip with input of
bandlimited Gaussian noise only.
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transconductance of the lower OTA was set by adjusting its
bias current IB
Gm ¼
 
ð  þ 1Þ
 
IB
2UT
(19)
where   is the weak inversion slope (approximately 0.7)
and UT is the thermal voltage kT=q (approximately 27 mV
at body temperature). We set the bias current in the upper
OTA five times smaller to achieve N ¼ 5.
As we see from (15), this circuit acts as an ac-coupled
second-order bandpass filter centered at f0 with a quality
factor Q set to 2.5 by capacitor and bias current ratios. The
circuit also has a zero at  f0,b u ts i n c e  ¼ 25 in our
circuit, the zero takes effect outside the passband and thus
has little practical effect on the filter. We added a single-
pole low-pass filter to the circuit (center OTA in Fig. 17) to
ensure that the gain decreases at high frequencies despite
the presence of this zero.
We used bias currents of IB ¼ 43 and 24 pA in the
l o w e rO T A sa n d8 . 8a n d4 . 8p Ai nt h eu p p e rO T A st o
center the passbands of the first and second bandpass
filters near 36 and 22 Hz, respectively. The combined
system has a passband from 20 to 40 Hz with a two-pole
(40 dB/dec) rolloff at each end.
Fig. 18 shows a schematic of the circuit that squares the
signals from the bandpass filter and produces a running
average of signal energy. We use a subthreshold CMOS
GilbertmultipliertosquaretheinputvoltagevLFP provided
by the bandpass filter. The output of the Gilbert multiplier
isabidirectionalcurrent(duetothenMOScurrentmirror)
that is forced into an OTA configured as a Gm   C filter
(Gm int and Cint in Fig. 18). The time constant of this filter
was set to 100 ms, a reasonable value for the integration of
LFP signal energy in the 20–40 Hz range.
C. Circuit Testing
The LFP energy detection circuit was fabricated in a
1.5- m 2-metal 2-poly CMOS process. The circuit was
completely integrated, using no off-chip components. The
circuit contained eight capacitors with a total capacitance
of 8.2 pF. The LFP detector layout consumed a chip area of
586   79  m2 (0.046 mm2). Capacitors consumed ap-
proximately 50% of the layout area.
The bandpass filter was biased to have a pass band of
approximately 20–40 Hz. A network analyzer was used to
measure the filter transfer function (see Fig. 19). As
expected, the filter exhibits a 40 dB/dec rolloff outside of
the passband of 21–40 Hz. The filter has a midband gain of
approximately 26 dB. To demonstrate the tunable nature
of the circuit, the transfer function was also measured with
the bias currents doubled,yielding a passband of 39–88 Hz
(right curve in Fig. 19). The passband was set back to
21–40 Hz for all later experiments.
As a test of overall circuit performance, we used
prerecorded broadband neural data from a Utah Electrode
Array chronically implanted in monkey premotor and
motor cortex (0.3 Hz–7.5 kHz; 30 kS/s, 12-bit samples).
1
We programmed a two-second segment of neural data
from one of the 100 electrodes into a function generator
[see Fig. 20(a)] and played it to the chip, amplified by a
factor of 60 dB. (In an actual neural recording system, the
LFP energy detection circuit would be connected to the
recording electrode via a low-noise preamplifier such as
the one described in Section III.)
T h ec h i p ’ sr e s p o n s ew a sc o m p a r e dt oaT h o m s o n
multitaper spectral analysis performed on a PC using
MATLAB as shown at the bottom of Fig. 20. An arbitrary
Fig. 18. Schematic of circuit to square vLFP signal and perform a leaky
integration to produce a running average of LFP energy ðvenergyÞ.
Fig. 19. Measured filter passbands for two different biasing
conditions. Left curve: 21–40 Hz. Right curve: 39–88 Hz.
1Data courtesy of K. Shenoy, Stanford University.
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The circuit output closely follows the multitaper analysis
results, which is widely considered to be the optimal
spectral analysis method for LFP analyses [28]. The circuit
consumes only 5 nW of power when run from a 5 V power
supply. The circuit accurately detects LFP energy levels
within a specified pass band. The small size and low power
operation of this circuit make it compatible with fully
implanted multielectrode applications.
VI. CONCLUSION
In this paper, we have presented integrated circuits and
design techniques for amplifying weak potentials produced
in the brain and distilling relevant information from these
signals. When designing implantable devices, power and
size are paramount, so a firm understanding of circuit de-
sign tradeoffs is an essential tool. Analog-to-digital conver-
ters consume large amounts of silicon area and, if operated
at high sampling rates, can consume significant power;
they should be used sparingly. Analog computation such as
adaptive spike thresholding and LFP energy calculation
can provide practical alternatives to the traditional
approach of A/D conversion and digital signal processing.
The spike detection algorithmspresented here have not
addressed the problem of Bspike sorting[ if multiple
neurons are observed from a single electrode (e.g., Fig. 5).
Other neural recording systems reported in the literature
digitize and transmit spike peak amplitudes [7] or peak and
trough amplitudes [44]. This would enable a simple
clustering algorithm to discriminate between spikes with
significant size differences.
Many software-based spike sorting techniques devel-
oped during the past few decades are quite computation-
ally intensive (e.g., [45]), but some purely digital sorting
algorithms are being adapted for power-efficient inte-
grated implementation [46]. Any on-chip spike sorting
algorithm must deal with the fact that spike amplitudes
a n ds h a p e sc h a n g ew i t ht i m ea st h ee l e c t r o d ea r r a ym o v e s
slightly in the tissue [47].
Although it is tempting to imagine increasingly ela-
borate circuits for on-chip data processing, size and power
limitations dictate that we perform onlythe bare minimum
operations in implanted neural recording devices; all other
processing can be implemented outside the body where
heat, volume, and mass are less of a concern. This implies
that an implanted system should only amplify neural
signals, perform basic filtering ,a n df i n dt h em o s te f f i c i e n t
way to transmit relevant data through the Btranscutaneous
bottleneck.[ Thankfully, today’s advances in circuit mini-
aturization enable increasingly sophisticated methods of
extracting relevant signals from the neural cacophony and
threading just the right information through the bottle. h
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